

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	3640	(full or prefix) near4 match	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 12:53
L2	78	1 and protocol adj processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:10
L3	60	2 and search\$6 and key and tree	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:10
L4	55	3 and hash\$5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:11
L5	6	4 and variable near5 (length or size) near5 key	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 12:59
L6	41	1 and variable near5 (length or size) near5 key	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:10
L7	23	6 and pattern	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:04
L8	9	7 and processors!	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:06
L9	17	7 and processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:06

EAST Search History

L10	11	7 and processor near6 search\$5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:06
L11	1074	variable near5 (length or size) near5 key	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:10
L12	7	11 and protocol adj processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:10
L13	254	11 and search\$6 and key and tree	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:10
L14	86	11 and search\$6 same (key and tree)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:11
L15	66	11 and search\$6 with (key and tree)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:11
L16	63	11 and search\$6 near6 (key and tree)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:11
L17	31	16 and hash\$5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:12
L18	29	16 and hash\$5 and table	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:14
L19	13	16 and hash\$5 and pattern and processor and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:16

EAST Search History

L20	2	"5946679".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 13:16
-----	---	---------------	---	----	----	------------------

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	4594	(prefix or full) near6 match	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:33
L2	4300	1 not (international).as.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L3	74	2 and protocol near3 processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L4	30	3 and length and search\$6 and key and tree and hash\$7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:37
L5	13	3 and length and search\$6 and key and tree and hash\$7 and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L6	4287	1 not (international or ibm).as.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L7	17	3 and length and search\$6 and key and tree and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L8	425	6 and length and search\$6 and key and tree and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L9	17	8 and protocol near3 processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:47

EAST Search History

L10	144	8 and protocol with processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:47
L11	13	10 and ("707"/\$.ccls. or "370"/\$. ccls.)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:48

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	4594	(prefix or full) near6 match	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:54
L2	4300	1 not (international).as.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L3	74	2 and protocol near3 processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L4	30	3 and length and search\$6 and key and tree and hash\$7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:37
L5	13	3 and length and search\$6 and key and tree and hash\$7 and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L6	4287	1 not (international or ibm).as.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L7	17	3 and length and search\$6 and key and tree and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L8	425	6 and length and search\$6 and key and tree and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:50
L9	17	8 and protocol near3 processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:47

EAST Search History

L10	144	8 and protocol with processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:47
L11	13	10 and ("707"/\$.ccls. or "370"/\$.ccls.)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:50
L12	481	1 and length and search\$6 and key and tree and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:50
L13	193	12 and ("707"/\$.ccls. or "370"/\$.ccls.)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:50
L14	12	13 and co-processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:51
L15	32	12 and co-processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:52
L16	34	1 and co-processors!	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:54
L17	2728	(prefix or full).adj6:match	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:54
L18	27	17 and co-processors!	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:54

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	4594	(prefix or full) near6 match	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:54
L2	4300	1 not (international).as.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L3	74	2 and protocol near3 processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L4	30	3 and length and search\$6 and key and tree and hash\$7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:37
L5	13	3 and length and search\$6 and key and tree and hash\$7 and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L6	4287	1 not (international or ibm).as.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L7	17	3 and length and search\$6 and key and tree and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:46
L8	425	6 and length and search\$6 and key and tree and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:50
L9	17	8 and protocol near3 processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:47

EAST Search History

L10	144	8 and protocol with processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:47
L11	13	10 and ("707"/\$.ccls. or "370"/\$.ccls.)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:58
L12	481	1 and length and search\$6 and key and tree and pattern and control\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:50
L13	193	12 and ("707"/\$.ccls. or "370"/\$.ccls.)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:50
L14	12	13 and co-processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:51
L15	32	12 and co-processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:52
L16	34	1 and co-processors!	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:54
L17	2728	(prefix or full) adj6 match	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:54
L18	27	17 and co-processors!	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:58
L19	614	17 and ip adj address	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:58

EAST Search History

L20	378	19 and (retriev\$6 or search\$6 or fetch\$6) near6 address	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:58
L21	247	20 and ("707"/\$.ccls. or "370"/\$.ccls.)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:59
L22	89	21 and search\$6 and tree and key and pattern	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 14:59
L23	70	22 and processors!	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 15:00
L24	7	23 and processor with protocol	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 15:02
L25	66	23 and processor and protocol	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 15:02
L26	62	23 and processor same protocol	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 15:02
L27	7	23 and processor with protocol	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/04/27 15:02


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide

+"protocol processor" +pattern +co-processor


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used **protocol processor pattern co processor**

Found 3 of 175,083

Sort results by

relevance

Display results

expanded form

☒ [Save results to a Binder](#)
☒ [Search Tips](#)
☐ Open results in a new window

 Try an [Advanced Search](#)

 Try this search in [The ACM Guide](#)

Results 1 - 3 of 3

 Relevance scale ☐ ☐ ☐ ☐ ☐

1 [LoPC: modeling contention in parallel algorithms](#)



Matthew I. Frank, Anant Agarwal, Mary K. Vernon

 June 1997 **ACM SIGPLAN Notices , Proceedings of the sixth ACM SIGPLAN symposium on Principles and practice of parallel programming PPOPP '97**, Volume 32
Issue 7

Publisher: ACM Press

Full text available: pdf(1.35 MB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Parallel algorithm designers need computational models that take first order system costs into account, but are also simple enough to use in practice. This paper introduces the LoPC model, which is inspired by the LogP model but accounts for contention for message processing resources in parallel algorithms on a multiprocessor or network of workstations. LoPC takes the *L*, *o* and *P* parameters directly from the LogP model and uses them to predict the cost of contention, *C*

2 [SoC and NoC: Combining architecture exploration and a path to implementation to build a complete SoC design flow from system specification to RTL](#)


 M. Anouar Dziri, Firaz Samet, Flavio Rech Wagner, Wander O. Cesário, Ahmed A. Jerraya
January 2003 **Proceedings of the 2003 conference on Asia South Pacific design automation ASPDAC**

Publisher: ACM Press

 Full text available: pdf(456.42 KB) Additional Information: [full citation](#), [abstract](#), [references](#)

This paper presents a full System-on-Chip (SoC) design flow from system specification to RT-level. A new approach to obtain a full path to implementation for SoC design is proposed. This approach combines architecture design space exploration using the VCC design environment and system synthesis using the ROSES design flow, allowing a true and complete system level design flow. The experiment with a VDSL application shows a significant reduction of design time.

3 [Session 2A: embedded tutorial: Challenges and opportunities in broadband and wireless communication designs](#)



Jan M. Rabaey, Miodrag Potkonjak, Farinaz Koushanfar, Suet Fei Li, Tim Tuan

 November 2000 **Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design**

Publisher: IEEE Press

 Full text available: pdf(295.17 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)



Communication designs form the fastest growing segment of the semiconductor market.

Both network processors and wireless chipsets have been attracting a great deal of research attention, financial resources and design efforts. However, further progress is limited by lack of adequate system methodologies and tools. Our goal in this tutorial is to provide impetus for development of communication design techniques and tools. The first part addresses network processors (NP) that we study from three v ...

Results 1 - 3 of 3

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)



[Home](#) | [Login](#) | [Logout](#) | [Access information](#) | [Ask](#)

Welcome United States Patent and Trademark Office

Search Results

BROWSE


SEARCH

IEEE XPLORE GUIDE

Results for "('protocol processor')<in>metadata)"

Your search matched 50 of 1344017 documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.



» Search Options

[View Session History](#)

New Search

Modify Search

```
((('protocol processor')<in>metadata)
```

ಕೊಡವಗಿರಿ ಪು

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

• Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CONF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

view selected items

Select All **Deselect All**

1. **Specification of a configurable general-purpose protocol processor**
Henriksson, T.; Nordqvist, U.; Liu, D.;
[Circuits, Devices and Systems, IEEE Proceedings](#) [see also [IEEE Proceedings G- Circuits, Devices and Systems](#)]
Volume 149, Issue 3, June 2002 Page(s):198 - 202
Digital Object Identifier 10.1049/ip-cds:20020443
[AbstractPlus](#) | Full Text: [PDF](#)(582 KB) [IEEE Xplore](#)
2. **A high speed protocol processor to boost gateway performance**
Hirata, T.; Matsui, S.; Yokoyama, T.; Mizutani, M.; Terada, M.;
[Global Telecommunications Conference, 1990, and Exhibition, 'Communications, Connecting the Future', IEEE](#)
2-5 Dec. 1990 Page(s):1426 - 1430 vol.3
Digital Object Identifier 10.1109/GLOCOM.1990.116728
[AbstractPlus](#) | Full Text: [PDF](#)(392 KB) [IEEE Xplore](#)
[Rights and Permissions](#)
3. **Mapping the DVB physical layer onto SDR-enabled protocol processor hardware**
Anwar, M.I.; Virtanen, S.;
[NORCHIP Conference, 2005, 23rd](#)
21-22 Nov. 2005 Page(s):180 - 183
Digital Object Identifier 10.1109/NORCHIP.2005.1597019
[AbstractPlus](#) | Full Text: [PDF](#)(71 KB) [IEEE Xplore](#)
[Rights and Permissions](#)
4. **The TACO protocol processor simulation environment**
Virtanen, S.; Lilius, J.;
[Hardware/Software Codesign, 2001, CODES 2001, Proceedings of the Ninth International Symposium](#)
25-27 April 2001 Page(s):201 - 206
Digital Object Identifier 10.1109/HSC.2001.924676
[AbstractPlus](#) | Full Text: [PDF](#)(516 KB) [IEEE Xplore](#)
[Rights and Permissions](#)
5. **A novel architecture for efficient protocol processing in high speed communication environment**
Konstantoulakis, G.; Nellas, V.; Georgopoulos, C.; Orphanoudakis, T.; Zervos, N.; Steck, M.; Verke, R.;
[Universal Multiservice Networks, 2000, ECUMN 2000, 1st European Conference on](#)
2-4 Oct. 2000 Page(s):425 - 432
Digital Object Identifier 10.1109/ECUMN.2000.880794

[AbstractPlus](#) | Full Text: [PDF](#)(724 KB) IEEE CNF

[Rights and Permissions](#)



6. Coherence controller architectures for scalable shared-memory multiprocessors

Michael, M.M.; Nanda, A.K.; Beng-Hong Lim;

[Computers, IEEE Transactions on](#)

Volume 48, Issue 2, Feb. 1999 Page(s):245 - 255

Digital Object Identifier 10.1109/12.752666

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(864 KB) IEEE JNL

[Rights and Permissions](#)



7. Scheduling communication on an SMP node parallel machine

Falsafi, B.; Wood, D.A.;

[High-Performance Computer Architecture, 1997.. Third International Symposium on](#)

1-5 Feb. 1997 Page(s):128 - 138

Digital Object Identifier 10.1109/HPCA.1997.569649

[AbstractPlus](#) | Full Text: [PDF](#)(1116 KB) IEEE CNF

[Rights and Permissions](#)



8. Control path in a protocol processor

Nordqvist, U.; Liu, D.;

[Circuits and Systems, 2003. MWSCAS '03. Proceedings of the 46th IEEE International Midwest Sy](#)

Volume 1, 27-30 Dec. 2003 Page(s):524 - 527 Vol. 1

Digital Object Identifier 10.1109/MWSCAS.2003.1562333

[AbstractPlus](#) | Full Text: [PDF](#)(1560 KB) IEEE CNF

[Rights and Permissions](#)



9. A study for packet buffer algorithms for a protocol processor

Rajan, V.; Chu, Y.;

[Information Technology and Applications, 2005. ICITA 2005. Third International Conference on](#)

Volume 1, 4-7 July 2005 Page(s):587 - 590 vol.1

Digital Object Identifier 10.1109/ICITA.2005.45

[AbstractPlus](#) | Full Text: [PDF](#)(88 KB) IEEE CNF

[Rights and Permissions](#)



10. An enhanced dynamic packet buffer management

Rajan, V.; Yui Chu;

[Computers and Communications, 2005. ISCC 2005. Proceedings. 10th IEEE Symposium on](#)

27-30 June 2005 Page(s):869 - 874

Digital Object Identifier 10.1109/ISCC.2005.27

[AbstractPlus](#) | Full Text: [PDF](#)(120 KB) IEEE CNF

[Rights and Permissions](#)



11. Efficient field processing cores in an innovative protocol processor system-on-chip

Lykakis, G.; Mouratidis, N.; Vlachos, K.; Nikolaou, N.; Perissakis, S.; Sourdis, G.; Konstantoulakis,

Reisis, D.;

[Design, Automation and Test in Europe Conference and Exhibition, 2003](#)

2003 Page(s):14 - 19 suppl.

Digital Object Identifier 10.1109/DATE.2003.1186665

[AbstractPlus](#) | Full Text: [PDF](#)(308 KB) IEEE CNF

[Rights and Permissions](#)



12. Fast evaluation of protocol processor architectures for IPv6 routing

Lilius, J.; Truscan, D.; Virtanen, S.;








[Design, Automation and Test in Europe Conference and Exhibition, 2003](#)







2003 Page(s):158 - 163 suppl.

Digital Object Identifier 10.1109/DATE.2003.1186688

[AbstractPlus](#) | Full Text: [PDF](#)(345 KB) IEEE CNF

[Rights and Permissions](#)

-  **13. An integrated H.263 video CODEC with protocol processor**
 Jung, K.A.; Lee, Y.S.; Yang, H.S.; Yang, W.S.; Kim, J.H.; Lee, S.H.; Kang, B.H.;
[Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on](#)
 Volume 5, 6-9 May 2001 Page(s):283 - 286 vol. 5
 Digital Object Identifier 10.1109/ISCAS.2001.922040
[AbstractPlus](#) | Full Text: [PDF](#)(420 KB) IEEE CNF
[Rights and Permissions](#)
-  **14. The multiple crossbar network interface**
 Hedberg, W.F.;
[Local Computer Networks, 1989. Proceedings 14th Conference on](#)
 10-12 Oct. 1989 Page(s):299 - 306
 Digital Object Identifier 10.1109/LCN.1989.65275
[AbstractPlus](#) | Full Text: [PDF](#)(464 KB) IEEE CNF
[Rights and Permissions](#)
-  **15. A high speed protocol processor to execute OSI**
 Terada, M.; Yokoyama, T.; Hirata, T.; Matsui, S.;
[INFCOM '91. Proceedings. Tenth Annual Joint Conference of the IEEE Computer and Communic](#)
[Networking in the 90s. IEEE](#)
 7-11 April 1991 Page(s):944 - 949 vol.2
 Digital Object Identifier 10.1109/INFCOM.1991.147607
[AbstractPlus](#) | Full Text: [PDF](#)(388 KB) IEEE CNF
[Rights and Permissions](#)
-  **16. Decoupled Hardware Support for Distributed Shared Memory**
 Pfile, R.W.; Wood, D.A.; Reinhardt, S.K.;
[Computer Architecture, 1996 23rd Annual International Symposium on](#)
 22-24 May 1996 Page(s):34 - 34
 Digital Object Identifier 10.1109/ISCA.1996.10010
[AbstractPlus](#) | Full Text: [PDF](#)(1072 KB) IEEE CNF
[Rights and Permissions](#)
-  **17. Optimizing Software Cache-coherent Cluster Architectures**
 Xiaohan Qin; Baer, J.;
[Supercomputing, 1998. SC98. IEEE/ACM Conference on](#)
 07-13 Nov. 1998 Page(s):25 - 25
 Digital Object Identifier 10.1109/SC.1998.10028
[AbstractPlus](#) | Full Text: [PDF](#)(360 KB) IEEE CNF
[Rights and Permissions](#)
-  **18. PR03: a hybrid NPU architecture**
 Papaefstathiou, I.; Perissakis, S.; Orphanoudakis, T.G.; Nikolaou, N.A.; Komaros, G.; Zervos, N.A.;
 Pnevmatikatos, D.N.; Vlachos, K.;
[Micro. IEEE](#)
 Volume 24, Issue 5, Sept.-Oct. 2004 Page(s):20 - 33
 Digital Object Identifier 10.1109/MM.2004.55
[AbstractPlus](#) | Full Text: [PDF](#)(208 KB) IEEE JNL
[Rights and Permissions](#)
-  **19. Back-annotation of timing information into a formal hardware model: a case study**
 Westerlund, T.; Paakkulainen, J.; Plosila, J.;
[Signals, Circuits and Systems, 2005. ISSCS 2005. International Symposium on](#)
 Volume 2, 14-15 July 2005 Page(s):625 - 628 Vol. 2
 Digital Object Identifier 10.1109/ISSCS.2005.1511318
[AbstractPlus](#) | Full Text: [PDF](#)(229 KB) IEEE CNF
[Rights and Permissions](#)

-  **20. Improving performance of a DSM system by the communication controller optimizations**
Toncev, M.; Tomasevic, M.; Djordjevi, J.; Aleksic, M.;
[Electrical and Computer Engineering, 2004. Canadian Conference on](#)
Volume 2, 2-5 May 2004 Page(s):1035 - 1038 Vol.2
[AbstractPlus](#) | Full Text: [PDF](#)(386 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **21. Power optimized packet buffering in a protocol processor**
Nordqvist, U.; Liu, D.;
[Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE Internat](#)
Volume 3, 14-17 Dec. 2003 Page(s):1026 - 1029 Vol.3
Digital Object Identifier 10.1109/ICECS.2003.1301684
[AbstractPlus](#) | Full Text: [PDF](#)(1432 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **22. A pipelined SoPC architecture for data link layer protocol processing**
Sezer, S.; Toal, C.; Xing Yu;
[SOC Conference, 2003. Proceedings. IEEE International \(Systems-on-Chip\)](#)
17-20 Sept. 2003 Page(s):277 - 278
Digital Object Identifier 10.1109/SOC.2003.1241519
[AbstractPlus](#) | Full Text: [PDF](#)(265 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **23. A pipelined SoPC architecture for 2.5 Gbps network processing**
Toal, C.; Sezer, S.; Xing Yu;
[Field-Programmable Custom Computing Machines, 2003. FCCM 2003. 11th Annual IEEE Symposi](#)
9-11 April 2003 Page(s):271 - 272
[AbstractPlus](#) | Full Text: [PDF](#)(208 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **24. An innovative scheduling scheme for high-speed network processors**
Papaefstathiou, I.; Leligou, H.-C.; Orphanoudakis, T.; Kornaros, G.; Zervos, N.; Konstantoulakis, G
[Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on](#)
Volume 2, 25-28 May 2003 Page(s):II-93 - II-96 vol.2
Digital Object Identifier 10.1109/ISCAS.2003.1205899
[AbstractPlus](#) | Full Text: [PDF](#)(420 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **25. A 32-bit SoPC implementation of a P/sup 5/**
Toal, C.; Sezer, S.;
[Computers and Communication, 2003. \(ISCC 2003\). Proceedings. Eighth IEEE International Symp](#)
2003 Page(s):504 - 507 vol.1
Digital Object Identifier 10.1109/ISCC.2003.1214168
[AbstractPlus](#) | Full Text: [PDF](#)(272 KB) [IEEE CNF](#)
[Rights and Permissions](#)